highlisted

Lead Design Engineer

Cadence·Bengaluru

Pay not stated4–7 yrsFull-time

Read from the company's own careers page; you apply on their site.

How well do you fit this job?

Upload your resume to see each requirement checked against your profile, in under a minute.

Check my fit
Hard to read?

About the role

Design verification of ASICs for Palladium. Will have to work at IP, Sub-System and SOC level verification. Test plan creation, functional coverage plan and coding of functional coverage bins. Will be involved in post silicon validation/bring up.

What you'll do

  • Design verification of ASICs for Palladium
  • Test plan creation, functional coverage plan and coding of functional coverage bins

What you need

  • 4–7 years in electrical & electronics
  • UVM
  • Verilog
  • Test cases
  • B.Sc or M.Sc or B.Tech or B.E.

Similar jobs

Electrical Engineer II Senior

Applied Materials·Bengaluru

Can I apply
Open to any education · 5–8 yrs
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On Applied Materials' site (Workday): account needed, ~10–15 min
Early: posted 1 h ago on their own site