highlisted

ASIC DFT Engineer || MBIST, SCAN, ATPG, JTAG || Exp 4 to 8 years

Cisco·Bengaluru

Pay not stated4–8 yrsFull-time

Read from the company's own careers page; you apply on their site.

How well do you fit this job?

Upload your resume to see each requirement checked against your profile, in under a minute.

Check my fit

About the role

Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs. The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.

What you'll do

  • Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs

What you need

  • 4–8 yrs of experience
  • B.Tech or B.E.

Similar jobs

Lead DFT Engineer

AMD·Bengaluru

Can I apply
Needs B.Tech or B.E. or M.Tech · Senior level
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On AMD's site: account needed, ~10–15 min
Early: posted 1 h ago on their own site
Can I apply
Needs PhD · 5–9 yrs
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On Nvidia's site: account needed, ~10–15 min
Early: posted 1 h ago on their own site
Can I apply
Needs B.Tech or B.E. or M.Tech · 1–4 yrs
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On Nvidia's site: account needed, ~10–15 min
Early: posted 1 h ago on their own site

SOC Functional Validation Engineer

Intel·Bengaluru (hybrid)

Can I apply
Needs B.Tech or B.E. · Fresher
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On Intel's site: account needed, ~10–15 min
Early: posted 1 h ago on their own site