highlisted

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Cisco·Pune

Pay not stated8–12 yrsFull-time

Read from the company's own careers page; you apply on their site.

How well do you fit this job?

Upload your resume to see each requirement checked against your profile, in under a minute.

Check my fit
Hard to read?

About the role

Understand and implement verification scenarios per full chip analog and digital verification test plans Analyse coverage, add scenarios to enhance coverage and debug functional simulations, add corner verification cases and identify and resolve functional bugs FW/C-Coding and verification of CPU sub-systems with FW

What you'll do

  • Analyse coverage, add scenarios to enhance coverage and debug functional simulations, add corner verification cases and identify and resolve functional bugs

What you need

  • 8–12 yrs of experience
  • C
  • UVM
  • Verilog
  • Python
  • Test cases
  • Any graduate

Similar jobs

Can I apply
Open to any education · Senior level
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On Eaton's site: account needed, ~10–15 min
Early: posted 6 h ago on their own site

Engineer - DMP

Eaton·Pune

Can I apply
Needs M.Tech or B.Tech or B.E. · 3–5 yrs
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On Eaton's site: account needed, ~10–15 min
Early: posted 6 h ago on their own site

Electrical Technican

Jabil India Manufacturing·Pune

Can I apply
Needs ITI or Diploma · 2–5 yrs
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On Jabil India Manufacturing's site: account needed, ~10–15 min
Early: posted 10 h ago on their own site
Can I apply
Needs Diploma or B.Tech or B.E. · 3–7 yrs
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On Rollsroyce's site: account needed, ~10–15 min
Early: posted 12 h ago on their own site