Principal Layout Engineer-DPG-LPDDR

Micron Technology·Hyderabad

Pay not stated15–27 yrsFull-time

Apply on Micron Technology's site Track your applications and see your fit: start free

Read from the company's own careers page; you apply on their site.

How well do you fit this job?

Upload your resume to see each requirement checked against your profile, in under a minute.

Check my fit

Hard to read?

About the role

Principal Layout Engineer-DPG-LPDDR at Micron Technology. Lead full-chip floor planning, integration, physical implementation, signoff, and tape-out execution.

What you'll do

Lead full-chip floor planning, integration, physical implementation, signoff, and tape-out execution
Drive layout implementation of complex analog, mixed-signal, memory, and high-speed interface designs
Own DRC, LVS, ERC, EMIR, reliability, and manufacturability closure
Define and scale layout methodologies, best practices, and execution frameworks
Leverage Artificial Intelligence, Machine Learning, and Agentic AI to improve layout productivity, design quality, automation, and faster decision-making