Read from the company's own careers page; you apply on their site.
How well do you fit this job?
Upload your resume to see each requirement checked against your profile, in under a minute.
RTL Design Engineer for Interface Controller IP development team. Position is based in Bangalore or Noida. The role is for PCIe Architect with ARM CPU subsystem architecture, including memory subsystem design, IO and cache subsystems. The role would also include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence.
Linxon India Engineering·Bengaluru (hybrid)
Lam Research·Bengaluru
Philips·Bengaluru
Wabtec·Bengaluru