Senior Layout Design Engineer

Synopsys (incl. Ansys)·Noida

Pay not stated3–6 yrsFull-time

Apply on Synopsys (incl. Ansys)'s site Track your applications and see your fit: start free

Read from the company's own careers page; you apply on their site.

How well do you fit this job?

Upload your resume to see each requirement checked against your profile, in under a minute.

Check my fit

Hard to read?

About the role

Senior Layout Design Engineer at Synopsys (incl. Ansys). Design and own full custom analog layouts for GPIO, specialty IO, and general-purpose analog IP blocks including I2C, I3C, SMBUS, eMMC, SVID, Quad SPI.

What you'll do

Design and own full custom analog layouts for GPIO, specialty IO, and general-purpose analog IP blocks including I2C, I3C, SMBUS, eMMC, SVID, Quad SPI
Develop high-performance LVDS layouts and crystal oscillator circuits with attention to signal integrity, noise coupling, and parasitic management
Collaborate with circuit designers to translate schematics into physical implementations that meet area, performance, matching, and reliability specifications
Perform layout verification including DRC, LVS, and parasitic extraction analysis, iterating with design teams to close on performance targets
Build and maintain layout automation scripts to improve design efficiency, consistency, and quality across IP families