highlisted

SOC RTL Design Engineer

Lattice Semiconductor·Pune

Pay not stated6–11 yrsFull-time

Read from the company's own careers page; you apply on their site.

How well do you fit this job?

Upload your resume to see each requirement checked against your profile, in under a minute.

Check my fit
Hard to read?

About the role

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Energy feeds on energy.

What you'll do

  • Serve as a key contributor to FPGA design efforts
  • Drive logic design of key FPGA blocks & full chip and bring best-in-class methodologies to accelerate design time and improve design quality
  • Ensuring design quality through assertions, checkers, and scripting
  • Develop strong relationships with worldwide teams
  • Mentor and develop strong partners and colleagues

What you need

  • 6–11 yrs of experience
  • Verilog
  • FPGA
  • B.Sc or M.Sc or PhD or B.Tech or B.E.

Similar jobs

Can I apply
Open to any education · Senior level
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On FIS' site: account needed, ~10–15 min
Early: posted 15 h ago on their own site
Can I apply
Open to any education · Senior level
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On FIS' site: account needed, ~10–15 min
Early: posted 16 h ago on their own site

Technical Executive

Jones Lang LaSalle Building Operations·Pune

Can I apply
Open to any education · 4–8 yrs
Pay
Pay not stated · Rotational shift
Source
From the company's careers page · today
How to apply
On Jones Lang LaSalle Building Operations' site: account needed, ~10–15 min
Early: posted 19 h ago on their own site
Can I apply
Needs B.Tech or B.E. · Junior level
Pay
Pay not stated
Source
From the company's careers page · today
How to apply
On Emerson's site: account needed, ~10–15 min
Early: posted 21 h ago on their own site